A low area and high stability Time-to-Digital Converter (TDC) circuit implemented with a shifted-clock sampling technique is proposed ... a delay chain structure comprised of pure logic gate resources ...