A VHDL simulation model of a common bus system based on the architecture described in Morris Mano's "Computer System Architecture." This project simulates the functionality of a basic hard-wired ...