This paper proposes a novel circuit design of two Ternary Half Subtractor (THS) and a Ternary Full Subtractor (TFS) using Double pass transistor logic (DPL). The proposed THS is implemented by using ...