Abstract: It was recently suggested by Jone and Das that given a multiple-output combinational circuit, a parity bit signature for exhaustive testing of VLSI circuits can be generated by first EXORing ...

We begin with the development of a statistical model for path delay faults in VLSI circuits [4], which takes into account multiple delay faults along any signal path. Published in: 10th IEEE ...