News
This paper designs an 8:1 multiplexer with CMOS Transmission Gate Logic (TGL) using the power gating technique, which reduces the leakage power and leakage current in active mode.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback