Abstract: The paper presents a test calculation principle which serves for producing tests of transistor-level faults in CMOS digital circuits. The considered fault model includes stuck-at-0/1 logic ...

Abstract: A fast algorithm is proposed for the transistor-chaining problem in CMOS functional cell layout based on the layout style of T. Uehara and W.M. van Cleemput (1981). The algorithm takes a ...