Inputs are on the left side, outputs and bi-directional wires on the right. Module parameter is in separate box at the top. You can also start with a short tutorial ...

The resulting Verilog module can be instantiated within an all-Verilog design ... Clone this repository recursively to include the NEORV32 submodule. Install GHDL. On a Linux machine GHDL can be ...