Word-RevEng: Word-Level Identification using Control Signals in A Gate-Level Netlist This project investigates the effects of identifying and evaluating control signals to aid in structural matching.

The Logic Gate Extraction (LGE) is a custom C++ routine, part of the layout reverse engineering framework ReGDS, for digital circuits, that converts layout netlist (SPICE) to HDL netlist (Verilog) in ...