1. Write structural and dataflow Verilog HDL models for a) 4-bit ripple carry adder. b) 4-bit carry Adder – cum Subtractor. c) 2-digit BCD adder/subtractor. d) 4-bit carry look-ahead adder e) 4-bit ...