5: Block Diagram ... Feynman gates and then using these gates, different multipliers were implemented. This half adder is constructed using a single Peres gate. Fig. 7 Internal RTL of a reversible ...