A simple micro-coded (micro-programmed control unit) multi-cycle 32-bit RISC-V CPU written in System Verilog. It implements the entire RV32I Base Integer instruction set except the FENCE, ECALL and ...