When system tasks appear in the generated Verilog, this code in Verilog.hs omits the parenthesis when there are no arguments: -- no parens when calling a task if it has no arguments pPrint d p ...