This is the code required for AXI communication ... The following steps are for VHDL but if you're writing Verilog the process is exactly the same, except the syntax is a bit different. If you get ...

Then provide four stage pipeline (fetch, decode, execute and write) control signals for the microcontroller. Finally, use C/C++ language to generate the Verilog code. Finally some manually fine tune ...