To design and implement 3 X 8 decoder and 8 X 3 encoder circuit using Verilog HDL and verify its truth ... at logic level “1”. Type the program in Quartus software. Compile and run the program.