Supporting system for systemverilog are tasks and functions. Tasks and functions are both subroutines. That allows you to abstract the repeated code of any program. System Verilog makes a ... not ...