This project is about designing and generating synthesizable high level state machine description from the Data flow graph in Verilog while providing scheduling alternatives like LIST_L and LIST_R ...