This paper proposes an approach for reducing additional signals in signal transition graph (STG) based logic synthesis for asynchronous control circuits. The proposed scheme introduces a template ...